JPS6333373Y2 - - Google Patents
Info
- Publication number
- JPS6333373Y2 JPS6333373Y2 JP7987281U JP7987281U JPS6333373Y2 JP S6333373 Y2 JPS6333373 Y2 JP S6333373Y2 JP 7987281 U JP7987281 U JP 7987281U JP 7987281 U JP7987281 U JP 7987281U JP S6333373 Y2 JPS6333373 Y2 JP S6333373Y2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- mos transistor
- circuit
- field effect
- schmitt circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005669 field effect Effects 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 7
- 230000001419 dependent effect Effects 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7987281U JPS6333373Y2 (en]) | 1981-05-29 | 1981-05-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7987281U JPS6333373Y2 (en]) | 1981-05-29 | 1981-05-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57191135U JPS57191135U (en]) | 1982-12-03 |
JPS6333373Y2 true JPS6333373Y2 (en]) | 1988-09-06 |
Family
ID=29875454
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7987281U Expired JPS6333373Y2 (en]) | 1981-05-29 | 1981-05-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6333373Y2 (en]) |
-
1981
- 1981-05-29 JP JP7987281U patent/JPS6333373Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS57191135U (en]) | 1982-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0720060B2 (ja) | 出力回路装置 | |
JPS5923915A (ja) | シユミツトトリガ回路 | |
JPH0319425A (ja) | ドライバ回路 | |
KR100348931B1 (ko) | 노이즈 면역성이 개선된 저전력 디지털 회로 | |
US4346310A (en) | Voltage booster circuit | |
US5300822A (en) | Power-on-reset circuit | |
US4166225A (en) | Read amplifier for integrated-circuit storage device | |
US4352996A (en) | IGFET Clock generator circuit employing MOS boatstrap capacitive drive | |
JPS6333373Y2 (en]) | ||
JPS63161723A (ja) | Cmos論理回路 | |
JPH0129096B2 (en]) | ||
JPS591005B2 (ja) | シユミツトトリガ回路 | |
JPH0846508A (ja) | Cmosレベルシフト回路 | |
KR900001813B1 (ko) | 슈미트 회로 | |
JP2541289B2 (ja) | 出力回路 | |
JPH0795046A (ja) | Cmos型インバータ回路 | |
JPH03179814A (ja) | レベルシフト回路 | |
JPS6182532A (ja) | インバ−タ回路 | |
JPH0237833A (ja) | 出力回路 | |
JPH0127611B2 (en]) | ||
JPH0312325B2 (en]) | ||
JPH0529910A (ja) | 論理回路 | |
JPS61247123A (ja) | 3値出力回路 | |
JPH03214812A (ja) | 外部負荷駆動用cmosドライバ回路 | |
KR930003930B1 (ko) | 이중 scfl 타입의 버퍼회로 |